[ Source: verilator ]
Пакунок: verilator (4.038-1)
Links for verilator
Trisquel Resources:
Download Source Package verilator:
Maintainer:
Original Maintainers:
- Debian Electronics Team (Mail Archive)
- أحمد المحمودي (Ahmed El-Mahmoudy)
External Resources:
- Homepage [www.veripool.org]
Similar packages:
fast free Verilog simulator
Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.
Інші пакунки пов'язані з verilator
|
|
|
-
- dep: libc6 (>= 2.29)
- GNU C Library: Shared libraries
also a virtual package provided by libc6-udeb
-
- rec: libsystemc-dev
- Development files for SystemC library
-
- sug: gtkwave
- VCD (Value Change Dump) file waveform viewer
Завантажити verilator
| Архітектура | Розмір пакунка | Розмір після встановлення | Файли |
|---|---|---|---|
| amd64 | 4,621.2 kB | 20627 kB | [список файлів] |
| arm64 | 4,091.2 kB | 19751 kB | [список файлів] |
| armhf | 3,676.3 kB | 12916 kB | [список файлів] |
| ppc64el | 4,628.8 kB | 24355 kB | [список файлів] |