[ 源代码: verilator ]
软件包: verilator (4.038-1)
verilator 的相关链接
Trisquel 的资源:
下载源码包 verilator:
维护者:
Original Maintainers:
- Debian Electronics Team (Mail Archive)
- أحمد المحمودي (Ahmed El-Mahmoudy)
外部的资源:
- 主页 [www.veripool.org]
相似软件包:
fast free Verilog simulator
Verilator is the fastest free Verilog HDL simulator, and beats many commercial simulators. It compiles synthesizable Verilog (not test-bench code!), plus some PSL, SystemVerilog and Synthesis assertions into C++ or SystemC code. It is designed for large projects where fast simulation performance is of primary concern, and is especially well suited to generate executable models of CPUs for embedded software design teams.
其他与 verilator 有关的软件包
|
|
|
-
- dep: libc6 (>= 2.29)
- GNU C Library: Shared libraries
同时作为一个虚包由这些包填实: libc6-udeb
-
- rec: libsystemc-dev
- Development files for SystemC library
-
- sug: gtkwave
- VCD (Value Change Dump) file waveform viewer